(12) 公開特許公報(A)

(11)特許出顧公開番号

特開平6-124231

(43)公開日 平成6年(1994)5月6日

(51) Int.Cl.⁵

G06F 12/06

識別記号 510

庁内整理番号 9366-5B

FΙ

技術表示箇所

審査請求 未請求 請求項の数2(全 5 頁)

(21)出願番号

(22)出顧日

特爾平4-274737

平成4年(1992)10月14日

(71)出顧人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72) 発明者 助川 博

東京都青梅市末広町2丁目9番地 株式会

社東芝青梅工場内


(74)代理人 弁理士 則近 憲佑

(54) 【発明の名称】 半導体ファイル装置

(57) 【要約】

【目的】 本発明は、連続したシステム側のプロック番 地にデータを書き込む際の時間を短縮化することを目的 としている。

【構成】 本発明において、システム側の連続プロック 番地、例えば01~05、06~10等がメモリチップ 1A~1Eに跨がって割り付けられているため、コント ローラ部2は例えばシステム側の連続プロック番地01 ~05にデータを書き込む場合、各プロック番地の存在 するメモリチップが異なるため、各プロック番地に一度 にデータを書き込むことができ、データ書き込み速度を 高速化している。又、メモリ間に亙って行われるスワッ ピングの際、メモリ管理コントローラ21は、当初、メ モリチップ1A~1Eに跨がって割り付けられたシステ ム側の連続プロック番地、例えばプロック番地01~0 5に対応する物理プロック番地相互間でのみでスワッピ ングを行うことで、システム側の連続プロック番地が異 なるメモリチップに跨がって割り付けられている状態を 維持し、上記効果を保持している。



【特許請求の範囲】

【請求項1】 複数の各メモリチップに内蔵されている フラッシュ型のEEPROM内に割り付けられている消 去プロックをシステム側のプロック番地で指定される と、前記消去プロックにデータを書き込む半導体ファイ ル装置において、前配システム側のn個の連続したプロ ック番地で指定される前配各消去ブロックが複数の前記 メモリチップに 1 つずつ跨がって配置されるように、前 記システム側のブロック番地を前記消去プロックの物理 プロック番地に変換する変換手段を具備したことを特徴 10 とする半導体ファイル装置。

【請求項2】 複数の各メモリチップに内蔵されている フラッシュ型のEEPROM内に割り付けられている消 去プロックをシステム側のプロック番地で指定される と、前記消去ブロックにデータを書き込むと共に、前記 各消去プロックに対するデータの書き込み回数を均等化 するためのスワッピングを行う半導体ファイル装置にお いて、前記システム側のn個の連続したブロック番地で 指定される各消去プロックが複数の前記メモリチップに プロック番地を前記消去プロックの物理プロック番地に 変換する変換手段と、別のメモリチップに存在する消去 プロックとの間で行われるスワッピングの際、複数のメ モリチップに1つずつ跨がって配置された前記n個のシ ステム側の連続プロック番地に対応する前記物理プロッ ク番地内のみで前記スワッピングを行う制御手段を具備 したことを特徴とする半導体ファイル装置。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は複数のメモリチップを備 30 えた半導体ファイル装置に係わり、特に前記複数のメモ リチップ内のフラッシュ型EEPROMの消去ブロック にシステム側のプロック番地を割り付ける際の構成に関 する.

[0002]

【従来の技術】従来この種の半導体ファイル装置では複 数のメモリチップに内蔵されているフラッシュ型EEP ROMに割り付けられている消去プロックが集合されて 1つの大きなメモリ領域が構成されている。コントロー ラはシステム側からデータの書き込み先のブロック番地 40 を受け取ると、これを前記メモリチップ側の物理プロッ ク番地に変換して、データを書き込む制御を行う。 従っ て、コントローラはシステム側のプロック番地をメモリ チップ側の物理プロック番地に変換する機能を有してい

【0003】図3は上記のような複数のメモリチップ1 A~1Cにより構成されるメモリ領域を示したもので、 各メモリチップを区画している枠は消去プロックを示し ているものとする。ここで、上記システム側のプロック

割り付け、メモリチップ1Bにプロック番地15~28 を割り付け、メモリチップ1 Cにプロック番地29~4 2を割り付けたとする。このようにシステム側のブロッ ク番地をメモリチップの消去プロックに割り付けた構成 にて、連続したシステム側のプロック番地01、02、 03に上記コントローラがデータの書き込みを行う場 合、1つのメモリチップ内にある複数の消去プロックへ のデータの書き込みは逐次行わなければならない。この ため、コントローラは、まず、ブロック番地01にデー タを書き込んだ後、次のプロック番地02にデータを書 き込み、更にプロック番地03にデータを書き込まなけ ればならず、データの書き込みに時間がかかってしまう という欠点があった。尚、従来から異なるメモリチップ 内にあるそれぞれの消去プロックには同時にデータを書 き込むことができるようになっている。

[0004]

【発明が解決しようとする課題】複数のメモリチップを 有する半導体ファイル装置にて、システム側のプロック 番地を前記メモリチップの各消去プロックに無作為に割 1つずつ跨がって配置されるように、前記システム側の 20 り付けると、例えば連続したシステム側のプロック番地 にデータを書き込む際に、連続したシステム側のプロッ ク番地が1つのメモリチップ内に集中してしまうことが 生じ、前記データの書き込みに時間がかかってしまうと いう欠点があった。

> 【0005】そこで本発明は上記の欠点を除去し、連続 したシステム側のプロック番地にデータを書き込む際の 時間を短縮化することができる半導体ファイル装置を提 供することを目的としている。

[0006]

【課題を解決するための手段】本発明は複数の各メモリ チップに内蔵されているフラッシュ型のEEPROM内 に割り付けられている消去プロックをシステム側のプロ ック番地で指定されると、前記消去プロックにデータを 書き込むと共に、前記各消去プロックに対するデータの 書き込み回数を均等化するためのスワッピングを行う半 導体ファイル装置において、前記システム側のn個の連 統したプロック番地で指定される各消去プロックが複数 の前記メモリチップに1つずつ時がって配置されるよう に、前記システム側のプロック番地を前記消去プロック の物理プロック番地に変換する変換手段と、別のメモリ チップに存在する消去プロックとの間で行われるスワッ ピングの際、複数のメモリチップに1つずつ時がって配 置された前配π個のシステム側の連続プロック番地に対 応する前配物理プロック番地内のみで前記スワッピング を行う制御手段を具備した構成を有する。

[0007]

【作用】本発明の半導体ファイル装置において、変換手 段はシステム側のn個の連続したプロック番地で指定さ れる各消去プロックが複数のメモリチップに1つずつ時 番地01~14を図に示したようにメモリチップ1Aに 50 がって配置されるように、前記システム側のプロック番

地を前記消去プロックの物理プロック番地に変換する。 制御手段は別のメモリチップに存在する消去プロックと の間で行われるスワッピングの際、複数のメモリチップ に1つずつ跨がって配置された前記n個のシステム側の 連続プロック番地に対応する前記物理プロック番地内の みで前配スワッピングを行う。

[0008]

【実施例】以下、本発明の一実施例を図面を参照して説 明する。図1は本発明の半導体ファイル装置の一実施例 を示したプロック図である。1A~1Eは本半導体ファ 10 イル装置のメモリ領域を構成するメモリチップで、各メ モリチップはフラッシュ型EEPROMを構成している ものとし、図中、各メモリチップを区画した1枠は1消 去プロックを示しているものとする。2は上記メモリチ ップIA~IEへのデータの読み書き制御を行うコント ローラ部で、システム側のプロック番地をメモリチップ 側の物理プロック番地に変換するメモリ管理コントロー ラ21及び前記変換時に必要なシステム側のプロック番 地とメモリチップ側の物理プロック番地との対応関係デ ータを格納している管理テーブル22を有している。

【0009】次に本実施例の動作について説明する。コ ントローラ部2の管理テーブル22にはシステム側の連 統番地が1つのメモリチップに集中することなく、メモ リチップ1A~1Eに1個ずつできるだけ分散するよう に、前記システム側のプロック番地を各メモリチップの 消去プロックに割り付ける変換データが格納されてい る。即ち、システム側のプロック番地01~05はそれ ぞれ1個ずつメモリチップ1A~1Eの消去プロックに 分散して割り付けられ、システム側のプロック番地06 ~10も同様にメモリチップ1A~1Eの消去プロック に分散して割り付けられており、以下に続くシステム側 の連続したプロック番地も同様である。

【0010】コントローラ部2は例えば図示されないシ ステム側からプロック番地01~05の連続したプロッ クへのデータの書き込み指令を受けると、メモリ管理コ ントローラ21が管理テーブル22を参照して、前配シ ステム側のプロック番地をメモリチップ1A~1E内の 物理プロック番地に変換し、得られた物理プロック番地 にデータの書き込みを行う。本例では、前記システム倒 のプロック番地01~05は図示の如くメモリチップ1 40 A~1Eの各消去プロックに1個ずつ時がって割り付け られているため、コントローラ部2は各メモリチップ1 A~1E上の前配プロック番地01~05へのデータの 書き込みを一度に行って処理を終了する。しかし、上記 システム側のプロック番地01~05が1つのメモリチ ップ上に割り付けられていたとすれば、コントローラ部 2 はこれら各プロック番地へのデータの書き込みを逐次 行わなければならず、上記本例の場合に比べて5倍の書 き込み時間を要することになる。

1~08の連続したプロックにデータを書き込む場合、 各プロック番地はメモリチップ1A~1Eに分散して割 り付けられているが、プロック番地01と06は同一メ モリチップ1Aに割り付けられ、プロック番地02と0 7は同一メモリチップ1日に割り付けられ、更にプロッ ク番地03と08は同一メモリチップ1Cに割り付けら れている。このため、コントローラ部2は、まず、メモ リチップ 1A~1Eに割り付けられているプロック番地 01~05に同時にデータを書き込んだ後、メモリチッ プ1A~1Cに割り付けられているプロック番地06~ 08にデータを書き込んで、処理を終了する。この例で は、上記した例に比べて、2倍ほど書き込み時間がかか るが、例えばシステム側のプロック番地が図3に示した ように各メモリチップへ割り付けてあるような従来例に 比べて、データの書き込み時間を2/8に短縮化するこ とができる。

【0012】ところで、上記のようにメモリチップ1A ~1mに内蔵されているメモリの種類が、フラッシュ型 EEPROMであった場合、各フラッシュ型EEPRO 20 M内の物理番地の使用頻度が均一になるように、スワッ ピング処理が行われる。従って、このスワッピング処理 が行われると、システム側のプロック番地とメモリチッ プ側の物理プロック番地との対応関係が異なってしま い、当初、図1に示すようにシステム側のプロック番地 を各メモリチップ上の消去プロックに割り付けても、こ の割り付けが崩れて、例えばシステム側のプロック番地 01とプロック番地02とプロック番地03が同一のメ モリチップ1A内に割り付けられてしまうというような ことが起きる可能性がある。そこで本例では、当初図1 30 の如くメモリチップ1A~1Eに1番地ずつ跨がって割 り付けたシステム側のプロック番地01~05や06~ 10や11~15…が同じメモリチップ内に割り付けら れることがないように、スワッピングをしなければなら ない。そこで、ルール (1) として、システム側から見 たプロック番地が横断的に格納されている図1の点線に 示すような仮想横断位置内の同じグループに入るメモリ チップ上の物理プロック番地同志でしか、異なるメモリ チップ間に跨がるスワッピングを認めないようにすれ ば、上記した当初の設定を崩すことがなくなる。又、ル ール(2)として、同一メモリチップ内の物理プロック 番地同志ではスワッピングを認めても、上記した当初の 設定を崩すことがない。

【0013】図2は上記のルール(1)、(2)でスワ ッピングを行った場合の、メモリチップ1A~1Eに対 するシステム側のプロック番地の再割り付け例を示した 図である。この例では、メモリチップ1Aのプロック番 地01とメモリチップ1Bのプロック番地02とをスワ ッピングにより交換した後、更にメモリチップ1B内の プロック番地01と07をスワッピングにより交換する 【0011】次に、コントローラ部2がプロック番地0 50 ことにより、図の如くシステム側のブロック番地がメモ 5

リチップ上に再配置されることになる。この例にてプロック番地01~05のグループを見てみると各プロック番地はメモリチップ1A~1Eに1番地ずつ分散して配置されている。又、プロック番地06~10のグループを見てみると、各プロック番地はメモリチップ1A~1Eに同様に分散しており、上記した当初の設定が崩れていないことが分かる。従って、コントローラ部2のメモリ管理コントローラ21はスワッピングが必要になった場合、上記したルールに従ってメモリチップ1A~1Eの物理プロック番地のスワッピングを行うため、連続したシステム側の複数のプロック番地に対するデータの書き込みを短時間化できる特性はスワッピング後も保持される。

【0014】本実施例によれば、システム側のプロック 番地をメモリチップ1A~1Eの消去プロックに割り付ける際に、システム側の連続したプロック番地がメモリチップ1A~1Eに1番地ずつ時がって配置されるように、即ち、連続したプロック番地が同一のメモリチップ内にできるだけ割り付けられないように配置することにより、連続した消去プロック間に跨がるデータの書き込みが生じた場合、上記した各メモリチップに分散されている前配連続したプロックに同時にデータを書き込むことができ、この種のデータの書き込み処理時間を短縮化することができる。又、当初メモリチップ1A~1Eに分散して割り付けたシステム側のプロック番地に対応す

る物理プロック番地同志内でのみ、スワッピングを行うようにし、且つ同一メモリチップ内の前記プロック番地に関しては自由にスワッピングを行う規定を設けることにより、スワッピング後も連続したシステム側のプロック番地がメモリチップ1A~1Eに分散した形態を保持することができ、上記効果が減殺されるのを防止することができる。

6

[0015]

場合、上記したルールに従ってメモリチップ1A~1E 【発明の効果】以上記述した如く本発明の半導体ファイの物理プロック番地のスワッピングを行うため、連続し 10 ル装置によれば、連続したシステム側のプロック番地にたシステム側の複数のプロック番地に対するデータの書 データを書き込む際の時間を短縮化することができる。

【図面の簡単な説明】

【図1】本発明の半導体ファイル装置の一実施例を示し たプロック図。

【図2】図1の装置でスワッピングを行った場合の、複数のメモリチップの消去プロックに対するシステム側のブロック番地の再割り付け例を示した図。

【図3】従来のシステム側のプロック番地を複数のメモ リチップ間の消去プロックに割り付けた例を示した図。

[図3]

1B127+07

0 【符号の説明】

1A~1E…メモリチップ

2…コントロー

ラ部

21…メモリ管理コントローラ


22…管理テー

プル

[図1]

2コントロ・ライト 01 15 29 01 02 03 05 02 16 30 06 07 08 09 10 从僧程 03 17 31 11 1-2 ጉ ፣ ፣ 14 15 04 18 32 コルロラ 16 17 18 19 20 21 05 22 19 33 22 管理テブル 14 IA XZIFOT iCメモリナップ/ IEメモリナップ 18メモリチップ IDメモリチップ TAXEHTOT 1Cメモリナップ

[図2]



Japanese Patent Laid-Open No. 124231/1994

Laid-Open Date: May 6, 1994

Application Date: October 14, 1992

Applicant: Toshiba Corporation

Title:

SEMICONDUCTOR FILING DEVICE

Abstract:

[Purpose] To reduce the time required for writing data at the consecutive block addresses of the system side.

[Constitution] In the invention, the consecutive block addresses, for example, 01 to 05, 06 to 10 are allocated extending over memory chips 1A to 1E, whereby when the controller part 2 writes data at the consecutive block addresses 01 to 05 of the system side, the respective block addresses exist in different memory chips, so the data can be written at the respective block addresses at the same time so as to attain high speed data writing. In swapping executed between memories, a memory management controller 21 first executes swapping only between the mutual physical block addresses corresponding to the consecutive block addresses of the system side allocated extending over the memory chips 1A to 1E such as the block addresses 01 to 05, whereby the state where the consecutive block addresses of the system side are allocated extending over the different memory chips is kept to maintain the above effect.

1

Claims:

- 1. A semiconductor filing device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, characterized in that the semiconductor filing device comprises: converting means for converting the block address of the system side to a physical block address of the erasure block so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip.
- 2. A semiconductor filing device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, and swapping is performed for equalizing the number of times data is written to the respective erasure blocks, characterized in that the semiconductor filing device comprises: converting means for converting the block address of the system side to a physical block address of the erasure block so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip; and control means for performing swapping only among the physical block addresses corresponding

to the n-number of consecutive block addresses of the system side disposed extending over the plurality of memory chip, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

Detailed Description of the Invention: [0001]

[Industrial Field of Application]

This invention relates to a semiconductor filing device having a plurality of memory chips and particularly to the constitution allocating block addresses of the system side to the erasure blocks of the flash EEPROMs in the plurality of memory chips.

[0002]

[Prior Art]

In the conventional semiconductor filing device of this type, erasure blocks allocated to the flash EEPROMs housed in the plurality of memory chips are assembled to form one large memory area. On receiving the block address of a data writing destination from the system side, a controller conducts the control for converting the address to a physical block address of the memory chip side and writing data. Accordingly, the controller has the function of converting the block address of the system side to the physical block address of the memory side.

[0003]

Fig. 3 is a diagram showing memory areas constituted by a plurality of memory chips 1A to 1C described above, in which frames dividing the respective memory chips indicate erase blocks. In this arrangement, the block numbers 01 to 14 are, as shown in the drawing, allocated to the memory chip 1A, the block addresses 15 to 28 are allocated to the memory chip 1B, and the block addresses 29 to 42 are allocated to the memory chip 1C. In the case where the controller writes data to the consecutive block addresses 01, 02, 03 of the system side in the constitution where the block addresses of the system side are allocated to the erasure blocks, it is necessary to sequentially perform writing of data to the plurality of erasure blocks in one memory chip. Therefore, the controller has to first write data at the block address 01, then write data at the next block address 02, and further write data at the block address 03, resulting in the disadvantage that it takes much time to write data. It has however been possible to simultaneously write data to blocks existing in different memory chips.

[0004]

FH 008595

[Problems that the Invention to Solve]

In a semiconductor filing device having a plurality of memory chips, when the block addresses of the system side are allocated to the respective erasure blocks of the plurality

of memory chips at random, in the case of writing data to the consecutive block addresses of the system side, the consecutive block addresses of the system side are concentrated in one memory chip, resulting in the disadvantage that it takes much time to write the data.

[0005]

It is, accordingly, an object of the invention to overcome the above disadvantage and provide a semiconductor filing device capable of reducing the time required for writing data to the consecutive block addresses of the system side.

[0006]

[Means for Solving the Problems]

According to the invention, a semiconductor filing device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, and swapping is performed for equalizing the number of times data is written to the respective erasure blocks, includes: converting means for converting the block address of the system side to a physical block address of the erasure block so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip; and control means for performing swapping only aamong the physical block addresses corresponding to the n-number of

consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

[0007]

[Operation]

In the semiconductor filing device of the invention, the converting means converts the block addresses of the system side to the physical block addresses of the erasure blocks so that the respective erasure blocks assigned to n-number of consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip. The control means performs swapping only among the physical block addresses corresponding to n-number of consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

[Embodiment] FH 008597

One embodiment of the invention will now be described with reference to the attached drawings. Fig. 1 is a block diagram showing one embodiment of a semiconductor filing device according to the invention. The reference numerals 1A to 1E are memory chips constituting the memory area of the

semiconductor filing device, and each memory chip constitutes a flash EEPROM. In the drawing, one divided frame of each memory chip indicates one erasure block. The reference numeral 2 designates a controller part for conducting the control for reading and writing data to the memory chips 1A to 1E, which has a memory management controller 21 for converting the block address of the system side to the physical block address of the memory chip side, and a management table 22 storing the data on the correspondence between the block address of the system side and the physical block address of the memory chip side required for the above conversions.

[0009]

The operation of the embodiment will now be described. The management table 22 of the controller part 2 stores the conversion data for allocating the block addresses of the system sides to the erasure blocks of the respective memory chips so that the consecutive addresses of the system side are dispersed to the memory chips 1A to 1E without being concentrated in one memory chip, the next block being on the next chip or as close to that as possible. That is, the block addresses 01 to 05 of the system side are dispersed and allocated respectively to the erasure blocks of the memory chips 1A to 1E, and the block addresses 06 to 10 of the system side are similarly dispersed and allocated to the erase blocks of the memory chips 1A to 1E. The subsequent consecutive block addresses of the

system side are handled similarly.
[0010]

In the controller part 2, on receiving a command for writing data to the consecutive blocks at block addresses 01 to 05 from the system side not shown, the memory management controller 21 converts the block addresses of the system side to the physical block addresses in the memory chips 1A to 1E with reference to the management table 22, and writes the data at the obtained physical block addresses. In the present embodiment, the block addresses 01 to 05 of the system side are, as shown in the drawing, allocated extending over the respective erasure blocks of the memory chips 1A to 1E, the next block being on the next chip, and the controller part 2 ends the processing by writing data at the block addresses 01 to 05 on the respective memory chips 1A to 1E all at once. If the block addresses 01 to 05 of the system side had been allocated to one memory chip, however, the controller part 2 would have to write data to the respective block addresses one by one, so that it requires five times as much writing time as the present embodiment.

FH 008599

In the case where the controller part 2 writes data to the consecutive blocks at the block addresses 01 to 08, although the respective block addresses are dispersed and allocated to the memory chips 1A to 1E, the block addresses 01 and 06 are allocated to the same memory chip 1A, the block addresses 02

and 07 are allocated to the same memory chip 1B, and further the block addresses 03 and 08 are allocated to the same memory chip 1C. Therefore, the controller part 2 first writes data to the block addresses 01 to 05 allocated to the memory chips 1A to 1E at the same time, and then writes data to the block addresses 06 to 08 allocated to the memory chips 1A to 1C to end the processing. In this example, the write time is twice as much as that in the above example, but as compared with the conventional case where the block addresses of the system side are, as shown in Fig. 3, allocated to the respective memory chips, for example, the data write time can be reduced to 2/8.

In the case where the type of the memories housed in the memory chips 1A to 1E is the flash EEPROM, swapping process is performed so that the use frequency of physical addresses in the respective flash EEPROMs is uniform. Accordingly, when the swapping process is performed, the relationship of correspondence between the block address of the system side and the physical block address of the memory chip side is varied, so there is the possibility that even if the block addresses of the system side are, as shown in Fig. 1, allocated to the erasure block of each memory chip at the beginning, the allocation is changed, so that the block address 01, the block address 02 and the block address 03 of the system side are allocated to the same memory chip 1A. Then, in this example,

it is necessary to perform swapping so that the block addresses of each group 01 to 05, 06 to 10, or 11 to 15 ... of the system side are allocated extending over all the memory chips 1A to 1Eat the beginning as shown in Fig. 1 are not thereafter allocated to the same memory chip. When it is made a rule (1) that swapping between different memory chips is permitted only among the physical block addresses on the memory chips of the same group crossing horizontally as shown by the dotted line in Fig. 1 where the block addresses seen from the system side are stored transversely, the above initial setting is not broken. When it is made a rule (2) that swapping is also permitted between the physical blocks addresses in the same memory chip, the above initial setting is not broken.

[0013]

Fig. 2 is a diagram showing an example where the block addresses of the system side are re-allocated to the memory chips 1A to 1E in the case of performing swapping according to the rules (1), (2). In this example, after the block address 01 of the memory chip 1A is exchanged with the block address 02 of the memory chip 1B by swapping, the block addresses 01 and 07 in the memory chip 1B are then exchanged with each other by swapping, thereby relocating the block addresses of the system side on the memory chips as shown in the drawing. In this example, looking at the group of the block addresses 01 to 05, the respective block addresses are dispersed and disposed one by

one in the memory chips 1A to 1E. Looking at the group of the block addresses 06 to 10, the respective block addresses are similarly dispersed in the memory chips 1A to 1E. It is thus evident that the initial setting is not broken. Accordingly, the memory management controller 21 of the controller part 2 performs swapping at the physical block addresses of the memory chips 1A to 1E according to the above rules when swapping is needed, whereby the characteristic of reduced time for writing data to the plurality of consecutive block addresses can be kept after swapping.

According to the present embodiment, the block addresses

[0014]

of the system side are allocated to the erasure blocks of the memory chips 1A to 1E so that the consecutive block addresses of the system side are disposed extending over the memory chips 1A to 1E the next block being on the next chip; that is, the consecutive block addresses are not allocated in the same memory chip as much as possible, whereby when writing of data extending over the consecutive erasure blocks occurs, the data can be simultaneously written to the consecutive blocks dispersed to the above respective memory chips so that the processing time for writing the data of this type can be reduced. The rules that swapping is performed only among the physical block addresses corresponding to the block addresses of the system

side dispersed and allocated to the memory chips 1A to 1E at

the beginning, and that swapping is freely performed among the block addresses in the same memory chip, are provided to thereby keep the form where the consecutive block addresses of the system side are dispersed in the memory chips 1A to 1E even after swapping, whereby the above effect can be prevented from being lessened. [0015]

[Effect of the Invention]

According to the invention, as described above, the semiconductor filing device can reduce the time required for writing data in the consecutive block addresses of the system side.

Brief Description of the Drawings:

Fig. 1 is a block diagram showing one embodiment of a semiconductor filing apparatus according to the invention; and

Fig. 2 is a diagram showing an example of re-allocating the block addresses of the system side to the erasure blocks of a plurality of memory chips in the case of performing swapping in the apparatus of Fig. 1; and

Fig. 3 is a diagram showing an example of allocating the block addresses of the system side to the erasure blocks of a plurality of memory chips according to the prior art.

[Description of the Reference Numerals and Signs]

1A to 1E: memory chip 2: controller part 21: memory management controller 22: management table

FH 008603

FIGURE 1:

2: CONTROLLER PART 21: MEMORY MANAGEMENT CONTROLLER 22:

MANAGEMENT TABLE

1A to 1E: MEMORY CHIP

FIGURE 2:

1A to 1E: MEMORY CHIP

FIGURE 3:

· 1A to 1C: MEMORY CHIP

AMENDMENT

[Date of Submission]

June 18, 1998

[Amendment 1]

[Object of Amendment Document Name]

Specification

[Object of Amendment Item Name]

Title of the Invention

[Method of Amendment]

Change

[Contents of Amendment]

Title of the Invention:

CONTROL METHOD FOR SEMICONDUCTOR MEMORY DEVICE

[Amendment 2]

[Object of Amendment Document Name]

Specification

[Object of Amendment Item Name]

Claims

[Method of Amendment]

Change

[Contents of Amendment]

FH 008605

Claims:

1. A control method for a semiconductor memory device, in which in a semiconductor memory device having a plurality of memory chips to which a plurality of blocks are allocated, to the blocks are designated block addresses of the system side and data is written to the blocks, characterized in that the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned

to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip.

2. A control method for a semiconductor memory device, in which in a semiconductor memory device having a plurality of memory chips to which a plurality of blocks are allocated, to the blocks are designated block addresses of the system side, data is written to the blocks, and swapping is performed for equalizing the number of times data is written to the respective blocks, characterized in that the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory the next block being on the next chip, and in swapping between the blocks existing in different memory chips, the swapping is performed only among the physical block addresses corresponding to the consecutive block addresses of the system side disposed extending over the plurality of memory chips one block for each chip.

[Amendment 3]

[Object of Amendment Document Name]

Specification

[Object of Amendment, Item Name]

0005

[Method of Amendment]

Change

[Contents of Amendment]

FH 008606

[0005] It is an object of the invention to overcome the above disadvantage and provide a control method for a semiconductor memory device which may reduce the time required for writing to a semiconductor memory device the data corresponding to the consecutive block addresses of the system side and provide a control method for a semiconductor memory device which may equalize the use frequency of the respective block addresses in a memory module while reducing the time required for writing data.

[Amendment 4]

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0006

[Method of Amendment] Change

[Contents of Amendment]

FH 008607

[0006] According to the invention, in a control method for a semiconductor memory device in which a semiconductor memory device has a plurality of memory chips to each of which a plurality of blocks are allocated and data is written to the blocks when block addresses are designated by a host device, the block addresses of the system side are converted to the physical block addresses of the blocks in such a way that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips the next block being on the next chip. Further, according to the

invention, in a control method for a semiconductor memory device in which a semiconductor memory device has a plurality of memory chips to each of which a plurality of blocks are allocated and data is written to the blocks when block addresses on the system side are designated, and swapping is performed for equalizing the number if times data is written to the respective blocks, the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip, and in swapping between the blocks existing in different memory chips, the swapping is performed only at the physical block addresses corresponding to the consecutive block addresses of the host side disposed extending over the plurality of memory chips, the next block being on the next chip.

[Amendment 5]

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0007

[Method of Amendment] Change

[Contents of Amendment]

[0007]

FH 008608

[Operation]

In the control method for the semiconductor memory device

of the invention, the block address of the system is converted to the physical block address of the block of the semiconductor memory device so that the respective blocks of the semiconductor memory device assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip. In swapping between the blocks existing in different memory chips, the swapping is performed only at the physical block addresses corresponding to the consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip.

[Amendment 6]

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0015

[Method of Amendment] Change

[Contents of Amendment]

[0015]

[Effect of the Invention]

According to the invention, as described above, in the control method for the semiconductor memory device, the time required for writing data at the consecutive block addresses of the system side can be reduced. While the time for writing data is reduced, the use frequency of the respective block addresses in the memory module can be equalized. FH 008609

Japanese Patent Laid-Open No. 124231/1994

Laid-Open Date: May 6, 1994

Application Date: October 14, 1992

Applicant: Toshiba Corporation

Title:

SEMICONDUCTOR FILING DEVICE

Abstract:

[Purpose] To reduce the time required for writing data at the consecutive block addresses of the system side.

[Constitution] In the invention, the consecutive block addresses, for example, 01 to 05, 06 to 10 are allocated extending over memory chips 1A to 1E, whereby when the controller part 2 writes data at the consecutive block addresses 01 to 05 of the system side, the respective block addresses exist in different memory chips, so the data can be written at the respective block addresses at the same time so as to attain high speeddata writing. In swapping executed between memories, a memory management controller 21 first executes swapping only between the mutual physical block addresses corresponding to the consecutive block addresses of the system side allocated extending over the memory chips 1A to 1E such as the block addresses 01 to 05, whereby the state where the consecutive block addresses of the system side are allocated extending over the different memory chips is kept to maintain the above effect.

Claims:

- 1. A semiconductor filing device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, characterized in that the semiconductor filing device comprises: converting means for converting the block address of the system side to a physical block address of the erasure block so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip.
- 2. A semiconductor filing device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, and swapping is performed for equalizing the number of times data is written to the respective erasure blocks, characterized in that the semiconductor filing device comprises: converting means for converting the block address of the system side to a physical block address of the erasure blocks so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip; and control means for performing swapping only among the physical block addresses corresponding

to the n-number of consecutive block addresses of the system side disposed extending over the plurality of memory chip, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

Detailed Description of the Invention:

[0001]

[Industrial Field of Application]

This invention relates to a semiconductor filing device having a plurality of memory chips and particularly to the constitution allocating block addresses of the system side to the erasure blocks of the flash EEPROMs in the plurality of memory chips.

[0002]

[Prior Art]

In the conventional semiconductor filing device of this type, erasure blocks allocated to the flash EEPROMs housed in the plurality of memory chips are assembled to form one large memory area. On receiving the block address of a data writing destination from the system side, a controller conducts the control for converting the address to a physical block address of the memory chip side and writing data. Accordingly, the controller has the function of converting the block address of the system side to the physical block address of the memory side.

[0003]

Fig. 3 is a diagram showing memory areas constituted by a plurality of memory chips 1A to 1C described above, in which frames dividing the respective memory chips indicate erase blocks. In this arrangement, the block numbers 01 to 14 are, as shown in the drawing, allocated to the memory chip 1A, the block addresses 15 to 28 are allocated to the memory chip 1B, and the block addresses 29 to 42 are allocated to the memory chip 1C. In the case where the controller writes data to the consecutive block addresses 01, 02, 03 of the system side in the constitution where the block addresses of the system side are allocated to the erasure blocks, it is necessary to sequentially perform writing of data to the plurality of erasure blocks in one memory chip. Therefore, the controller has to first write data at the block address 01, then write data at the next block address 02, and further write data at the block address 03, resulting in the disadvantage that it takes much time to write data. It has however been possible to simultaneously write data to blocks existing in different memory chips.

[0004]

[Problems that the Invention to Solve]

In a semiconductor filing device having a plurality of memory chips, when the block addresses of the system side are allocated to the respective erasure blocks of the plurality

of memory chips at random, in the case of writing data to the consecutive block addresses of the system side, the consecutive block addresses of the system side are concentrated in one memory chip, resulting in the disadvantage that it takes much time to write the data.

[0005]

It is, accordingly, an object of the invention to overcome the above disadvantage and provide a semiconductor filing device capable of reducing the time required for writing data to the consecutive block addresses of the system side.

[Means for Solving the Problems]

According to the invention, a semiconductor filling device, in which when a plurality of erasure blocks allocated to flash EEPROMs housed in the respective memory chips are assigned to the block addresses of the system side, data is written to the erasure blocks, and swapping is performed for equalizing the number of times data is written to the respective erasure blocks, includes: converting means for converting the block address of the system side to a physical block address of the erasure block so that the erasure blocks assigned to n-number of consecutive block addresses are disposed extending over a plurality of memory chips, the next block being on the next chip; and control means for performing swapping only aamong the physical block addresses corresponding to the n-number of

consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

[0007]

[Operation]

In the semiconductor filing device of the invention, the converting means converts the block addresses of the system side to the physical block addresses of the erasure blocks so that the respective erasure blocks assigned to n-number of consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip. The control means performs swapping only among the physical block addresses corresponding to n-number of consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip, in swapping performed between the erasure blocks existing in different memory chips.

[Embodiment]

One embodiment of the invention will now be described with reference to the attached drawings. Fig. 1 is a block diagram showing one embodiment of a semiconductor filing device according to the invention. The reference numerals 1A to 1E are memory chips constituting the memory area of the

semiconductor filing device, and each memory chip constitutes a flash EEPROM. In the drawing, one divided frame of each memory chip indicates one erasure block. The reference numeral 2 designates a controller part for conducting the control for reading and writing data to the memory chips 1A to 1E, which has a memory management controller 21 for converting the block address of the system side to the physical block address of the memory chip side, and a management table 22 storing the data on the correspondence between the block address of the system side and the physical block address of the memory chip side required for the above conversions.

[0009]

The operation of the embodiment will now be described. The management table 22 of the controller part 2 stores the conversion data for allocating the block addresses of the system sides to the erasure blocks of the respective memory chips so that the consecutive addresses of the system side are dispersed to the memory chips 1A to 1E without being concentrated in one memory chip, the next block being on the next chip or as close to that as possible. That is, the block addresses 01 to 05 of the system side are dispersed and allocated respectively to the erasure blocks of the memory chips 1A to 1E, and the block addresses 06 to 10 of the system side are similarly dispersed and allocated to the erase blocks of the memory chips 1A to 1E. The subsequent consecutive block addresses of the

system side are handled similarly.
[0010]

[0011]

In the controller part 2, on receiving a command for writing data to the consecutive blocks at block addresses 01 to 05 from the system side not shown, the memory management controller 21 converts the block addresses of the system side to the physical block addresses in the memory chips 1A to 1E with reference to the management table 22, and writes the data at the obtained physical block addresses. In the present embodiment, the block addresses 01 to 05 of the system side are, as shown in the drawing, allocated extending over the respective erasure blocks of the memory chips 1A to 1E, the next block being on the next chip, and the controller part 2 ends the processing by writing data at the block addresses 01 to 05 on the respective memory chips 1A to 1E all at once. If the block addresses 01 to 05 of the system side had been allocated to one memory chip, however, the controller part 2 would have to write data to the respective block addresses one by one, so that it requires five times as much writing time as the present embodiment.

In the case where the controller part 2 writes data to the consecutive blocks at the block addresses 01 to 08, although the respective block addresses are dispersed and allocated to

the memory chips 1A to 1E, the block addresses 01 and 06 are allocated to the same memory chip 1A, the block addresses 02

and 07 are allocated to the same memory chip 1B, and further the block addresses 03 and 08 are allocated to the same memory chip 1C. Therefore, the controller part 2 first writes data to the block addresses 01 to 05 allocated to the memory chips 1A to 1E at the same time, and then writes data to the block addresses 06 to 08 allocated to the memory chips 1A to 1C to end the processing. In this example, the write time is twice as much as that in the above example, but as compared with the conventional case where the block addresses of the system side are, as shown in Fig. 3, allocated to the respective memory chips, for example, the data write time can be reduced to 2/8.

In the case where the type of the memories housed in the memory chips 1A to 1E is the flash EEPROM, swapping process is performed so that the use frequency of physical addresses in the respective flash EEPROMs is uniform. Accordingly, when the swapping process is performed, the relationship of correspondence between the block address of the system side and the physical block address of the memory chip side is varied, so there is the possibility that even if the block addresses of the system side are, as shown in Fig. 1, allocated to the erasure block of each memory chip at the beginning, the allocation is changed, so that the block address 01, the block address 02 and the block address 03 of the system side are allocated to the same memory chip 1A. Then, in this example,

it is necessary to perform swapping so that the block addresses of each group 01 to 05, 06 to 10, or 11 to 15 ... of the system side are allocated extending over all the memory chips 1A to 1E at the beginning as shown in Fig. 1 are not thereafter allocated to the same memory chip. When it is made a rule (1) that swapping between different memory chips is permitted only among the physical block addresses on the memory chips of the same group crossing horizontally as shown by the dotted line in Fig. 1 where the block addresses seen from the system side are stored transversely, the above initial setting is not broken. When it is made a rule (2) that swapping is also permitted between the physical blocks addresses in the same memory chip, the above initial setting is not broken.

[0013]

Fig. 2 is a diagram showing an example where the block addresses of the system side are re-allocated to the memory chips 1A to 1E in the case of performing swapping according to the rules (1), (2). In this example, after the block address 01 of the memory chip 1A is exchanged with the block address 02 of the memory chip 1B by swapping, the block addresses 01 and 07 in the memory chip 1B are then exchanged with each other by swapping, thereby relocating the block addresses of the system side on the memory chips as shown in the drawing. In this example, looking at the group of the block addresses 01 to 05, the respective block addresses are dispersed and disposed one by

one in the memory chips 1A to 1E. Looking at the group of the block addresses 06 to 10, the respective block addresses are similarly dispersed in the memory chips 1A to 1E. It is thus evident that the initial setting is not broken. Accordingly, the memory management controller 21 of the controller part 2 performs swapping at the physical block addresses of the memory chips 1A to 1E according to the above rules when swapping is needed, whereby the characteristic of reduced time for writing data to the plurality of consecutive block addresses can be kept after swapping.

[0014]

According to the present embodiment, the block addresses of the system side are allocated to the erasure blocks of the memory chips 1A to 1E so that the consecutive block addresses of the system side are disposed extending over the memory chips 1A to 1E the next block being on the next chip; that is, the consecutive block addresses are not allocated in the same memory chip as much as possible, whereby when writing of data extending over the consecutive erasure blocks occurs, the data can be simultaneously written to the consecutive blocks dispersed to the above respective memory chips so that the processing time for writing the data of this type can be reduced. The rules that swapping is performed only among the physical block addresses corresponding to the block addresses of the system side dispersed and allocated to the memory chips 1A to 1E at

the beginning, and that swapping is freely performed among the block addresses in the same memory chip, are provided to thereby keep the formwhere the consecutive block addresses of the system side are dispersed in the memory chips 1A to 1E even after swapping, whereby the above effect can be prevented from being lessened. [0015]

[Effect of the Invention]

According to the invention, as described above, the semiconductor filing device can reduce the time required for writing data in the consecutive block addresses of the system side.

Brief Description of the Drawings:

Fig. 1 is a block diagram showing one embodiment of a semiconductor filing apparatus according to the invention; and

Fig. 2 is a diagram showing an example of re-allocating the block addresses of the system side to the erasure blocks of a plurality of memory chips in the case of performing swapping in the apparatus of Fig. 1; and

Fig. 3 is a diagram showing an example of allocating the block addresses of the system side to the erasure blocks of a plurality of memory chips according to the prior art.

[Description of the Reference Numerals and Signs]

1A to 1E: memory chip 2: controller part 21: memory management controller 22: management table

FIGURE 1:

2: CONTROLLER PART 21: MEMORY MANAGEMENT CONTROLLER 22:

·MANAGEMENT TABLE

1A to 1E: MEMORY CHIP

FIGURE 2:

1A to 1E: MEMORY CHIP

FIGURE 3:

1A to 1C: MEMORY CHIP

AMENDMENT

[Date of Submission]

June 18, 1998

[Amendment 1]

[Object of Amendment Document Name]

Specification

[Object of Amendment Item Name]

Title of the Invention

[Method of Amendment]

Change

[Contents of Amendment]

Title of the Invention:

CONTROL METHOD FOR SEMICONDUCTOR MEMORY DEVICE

[Amendment 2]

[Object of Amendment Document Name]

Specification

[Object of Amendment Item Name]

Claims

[Method of Amendment]

Change

[Contents of Amendment]

Claims:

1. A control method for a semiconductor memory device, in which in a semiconductor memory device having a plurality of memory chips to which a plurality of blocks are allocated, to the blocks are designated block addresses of the system side and data is written to the blocks, characterized in that the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned

to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip.

2. A control method for a semiconductor memory device, in which in a semiconductor memory device having a plurality of memory chips to which a plurality of blocks are allocated, to the blocks are designated block addresses of the system side, data is written to the blocks, and swapping is performed for equalizing the number of times data is written to the respective blocks, characterized in that the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory the next block being on the next chip, and in swapping between the blocks existing in different memory chips, the swapping is performed only among the physical block addresses corresponding to the consecutive block addresses of the system side disposed extending over the plurality of memory chips one block for each chip.

[Amendment 3]

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0005

[Method of Amendment] Change

[Contents of Amendment]

[0005] It is an object of the invention to overcome the above disadvantage and provide a control method for a semiconductor memory device which may reduce the time required for writing to a semiconductor memory device the data corresponding to the consecutive block addresses of the system side and provide a control method for a semiconductor memory device which may equalize the use frequency of the respective block addresses in a memory module while reducing the time required for writing data.

[Amendment 4]

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0006

[Method of Amendment] Change

[Contents of Amendment]

[0006] According to the invention, in a control method for a semiconductor memory device in which a semiconductor memory device has a plurality of memory chips to each of which a plurality of blocks are allocated and data is written to the blocks when block addresses are designated by a host device, the block addresses of the system side are converted to the physical block addresses of the blocks in such a way that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips the next block being on the next chip. Further, according to the

invention, in a control method for a semiconductor memory device in which a semiconductor memory device has a plurality of memory chips to each of which a plurality of blocks are allocated and data is written to the blocks when block addresses on the system side are designated, and swapping is performed for equalizing the number if times data is written to the respective blocks, the block address of the system side is converted to the physical block address of the block so that the respective blocks assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip, and in swapping between the blocks existing in different memory chips, the swapping is performed only at the physical block addresses corresponding to the consecutive block addresses of the host side disposed extending over the plurality of memory chips, the next block being on the next chip.

```
[Amendment 5]
```

[Object of Amendment Document Name] Specification

[Object of Amendment Item Name] 0007

[Method of Amendment] Change

[Contents of Amendment]

[0007]

[Operation]

In the control method for the semiconductor memory device

of the invention, the block address of the system is converted to the physical block address of the block of the semiconductor memory device so that the respective blocks of the semiconductor memory device assigned to the consecutive block addresses of the system side are disposed extending over the plurality of memory chips, the next block being on the next chip. In swapping between the blocks existing in different memory chips, the swapping is performed only at the physical block addresses corresponding to the consecutive block addresses of the system side disposed extending over the plurality of memory chips, the next block being on the next chip.

[Amendment 6]

[Object of Amendment Document Name]

Specification

[Object of Amendment Item Name]

0015

[Method of Amendment]

Change

[Contents of Amendment]

[0015]

[Effect of the Invention]

According to the invention, as described above, in the control method for the semiconductor memory device, the time required for writing data at the consecutive block addresses of the system side can be reduced. While the time for writing data is reduced, the use frequency of the respective block addresses in the memory module can be equalized.